Skip to content
Snippets Groups Projects
Commit a7c3734d authored by Taddeus Kroes's avatar Taddeus Kroes
Browse files

Removed unused files.

parent 0b972e6c
No related branches found
No related tags found
No related merge requests found
Common subexpression elimination
Loop through statements of each block
for each binary operator, look back for usage of rs and rt. If rs or rt are
assigned, break. If exact same operator is found, add it to the list of
common subexpressions. If you reach the end of the block, or rs or rt are
assigned, make new destination address, and change each occurence of this
expression with a move from the new register address.
#!/bin/sh
xgcc -S $1.c
xgcc -o $1.o $1.s
sim-outorder $1.o 2>&1 | egrep -o ^sim_cycle[[:space:]]+[[:digit:]]+ \
| egrep -o [[:digit:]]+$
* `verbose' argument in main.py
* infinite loop in pred/succ
* 2 unit tests copy propagation falen: of het argument wordt niet goed
vervangen, of de unit test is raar (print statements laten namelijk wel
vervangende code zien)
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment